




INVENTOR: MICHAEL R. BUTTS
 DOCKET NO. 706316-1224
 CALL: J. MILLER
 REG. NO. 35,287
 S. No. 10/669,095

1/7



Logic Processor for programming into FPGAs

(All memories and registers are synchronously clocked by the common system clock.)

FIG. 1

2/7






FIG. 2

3/7



MACRO PROCESSOR
FIG. 3



MEMORY PROCESSOR

FIG. 4

5/7





FIG. 5

6/7



INTERFACE UNIT

FIG. 6

7/7




FIG. 7